

# Jiacheng Pan

<https://jiachengp.me/about>

Floor 3, Building 1., Zhangrun Mansion, No.61 Shengxia Rd., Pudong District, Shanghai  
Tel: +86 158 0095 2731 ◊ jiacheng.pan.sh@gmail.com

## SUMMARY

---

Jiacheng Pan is a Staff ASIC Design Engineer in Enflame Tech in Shanghai, with a focus on architecture exploration and modeling, and hardware-software co-design for domain-specific accelerators for deep learning applications. He was a GPU SM architect in NVIDIA, software engineer in AMD and RnD engineer in Synopsys.

His research interest includes computer architecture design, hardware-software co-design, high performance computing, EDA algorithms, and ASIC design.

## EDUCATION

---

SEPTEMBER 2009 - JUNE 2013	<b>Fudan University, Shanghai</b> Bachelor of Science in <i>Microelectronics</i> Secondary Major in <i>Economics</i>
JANUARY 2017 - MAY 2019	<b>Georgia Institute of Technology</b> Master's of <i>Computer Science</i> Specialised in Computing Systems (Online Programme)

## EXPERIENCE

---

SEPTEMBER 2019 - CURRENT	<b>Enflame Tech, Inc. Staff ASIC Design Engineer</b> <ul style="list-style-type: none"><li>· Deep learning domain-specific accelerator architecture design and modeling</li><li>· Transaction model for architecture validation and verification</li><li>· Analytical model for architecture exploration and competitive studies</li><li>· Benchmarking on popular deep learning networks and frameworks</li><li>· Architecture performance validation and projection with transaction model.</li><li>· Intra-operator parallelism tuning with analytical and transaction model.</li><li>· DSL design and implementation for dataflow mapping of common operators.</li><li>· Analysis of compute, memory, and control flow characteristics of popular neural networks.</li></ul>
JUNE 2017 - SEPTEMBER 2019	<b>NVIDIA, Inc. Senior GPU SM Architect</b> <ul style="list-style-type: none"><li>· GPU SM (Streaming Multi-processor) behaviour modeling and test writing.</li><li>· Unit level behaviour modeling for Turing and Ampere.</li><li>· Convergence barrier instructions and friends.</li><li>· New instruction decoding and linting in function model.</li><li>· Fast SM modeling (with approximation) in fullchip simulator.</li><li>· Novel fast GEMM programming model with separate math and memory warps.</li><li>· Application tracing flow development, enhancement, and trace delivery.</li><li>· Performance verification and calibration with RTL implementation.</li><li>· Power planning, bridging, and competitive studies.</li><li>· Benchmarking on HPC, DL applications, and gaming graphics.</li></ul>
JUNE 2016 - JUNE 2017	<b>Advanced Micro Devices, Inc. ASIC Layout/Design Engineer II</b> <ul style="list-style-type: none"><li>· Develop and support for EDA / verification methodology tools:</li><li>· DSL for module-level connectivity and interface abstraction.</li><li>· User-guided design transformation:<ul style="list-style-type: none"><li>· Module re-grouping for physical implementation.</li><li>· Low-power design generation using power-gating and clock-gating techniques.</li></ul></li></ul>

FEBRUARY 2013 - APRIL 2016	<b>Synopsys, Inc. Intern, R&amp;D Engineer I, R&amp;D Engineer II</b> <ul style="list-style-type: none"> <li>· Software testing and test automation in <i>IC Compiler II</i>, focusing on <ul style="list-style-type: none"> <li>· <i>clock tree synthesis (CTS)</i> and <i>clock tree optimization (CTO)</i></li> <li>· <i>concurrent clock-data optimization (CCD)</i></li> </ul> </li> <li>· CTS and CTO QoR tracking and optimization with low-power design.</li> <li>· Internal tool developments: <ul style="list-style-type: none"> <li>· <i>a platform for test case indexing, searching, and analysis</i></li> <li>· <i>auto test creator based on patterns extracted from customer designs</i></li> <li>· <i>UPF generation with test hints</i></li> <li>· <i>data mining and feature extraction on test cases</i></li> </ul> </li> </ul>
JUNE 2012 - SEPTEMBER 2012	<b>Fudan Microelectronics, Inc. Intern</b> <ul style="list-style-type: none"> <li>· Error correction code (ECC) implementations on NAND flash study.</li> </ul>
MAY 2011 - JUNE 2013	<b>ASIC State Key Laboratory, Fudan University Undergraduate Student</b> <ul style="list-style-type: none"> <li>· Focused on reconfigurable high performance computing on FPGA.</li> <li>· <i>An extension of a light-weight OS running on FPGA</i>, offering abstraction and dynamic management of hardware reconfigurable computing resources for cryptographic applications. (undergraduate thesis, graded A);</li> <li>· <i>Fault injection simulation</i> on lab-proprietary FPGA;</li> <li>· Debugging tools for lab-proprietary FPGA: <i>QtViewer: an internal signal probe</i>, and <i>bitstream generation</i>.</li> </ul>

## PERSONAL PROJECTS

---

OCTOBER 2018	<b>Distributed System Design (CS6210 lab)</b> <ul style="list-style-type: none"> <li>· Implemented MapReduce infrastructure using google protobuf.</li> </ul>
OCTOBER 2018	<b>Compiler Optimization for Embedded Computing Platform (CS6291 lab)</b> <ul style="list-style-type: none"> <li>· MIPS code generation optimization with instruction scheduling on VLIW, branch code optimization with data speculation.</li> </ul>
OCTOBER 2017	<b>Lunar Lander Trained with Reinforcement Learning Algorithms (CS7642 lab)</b> <ul style="list-style-type: none"> <li>· Trained a lunar lander using DQN, double-DQN, and DDQN.</li> </ul>
JANUARY 2017	<b>Parallel / Distributed Algorithms Optimisation (CSE6220 lab)</b> <ul style="list-style-type: none"> <li>· Optimised parallel list-rank algorithm on multi-core machine.</li> <li>· Optimised distributed terasort algorithm on multi-core machine using MPI.</li> </ul>
APRIL 2016	<b>CUDA MST</b> <ul style="list-style-type: none"> <li>· Efficient minimum spanning tree CUDA implementation of data-parallel Boruvka's algorithm and data-parallel Kruskal's MST algorithm.</li> </ul>
JANUARY 2016	<b>Cloud Computing Capstone</b> <ul style="list-style-type: none"> <li>· Used Hadoop and Spark to analyse US flight data, on AWS EC2 clusters;</li> <li>· Ranked airports and carriers by on-time-arrival performance, and searching for appropriate two-flight routes with specific temporal constraints.</li> </ul>
SEPTEMBER 2015	<b>Data Mining Capstone</b> <ul style="list-style-type: none"> <li>· Analysed Yelp reviews, finished fundamental functionalities needed by a restaurant recommending system;</li> <li>· Finished six tasks and one final report, covering topic mining, cuisine clustering and similarity analysis, dish recognition, restaurant recommendation, hygiene prediction.</li> </ul>

NOVEMBER 2014

### Social Network Analysis on Github Repositories

- Final project of Coursera course **Social Network Analysis**, graded 98 / 100 by peers;
- Analysed the user-repository bipartite graph, its relationship with the community of language used by repositories, and its evolution over time.

## SKILLS AND AWARDS

---

### SKILLS

Tcl, Python, C++/C, CUDA, Java, scala  
ASIC physical design, timing analysis, CUDA programming, FPGA design, data mining

### CERTIFICATES & AWARDS

- TOFEL 105; GRE Q170 V150 AWA 4.0;
- Data Mining Specialization and 14 Certificates of Accomplishment from Coursera;
- **Enflame** CEO Award, for initiating architecture performance evaluation framework (6 out of 300 employees);
- **NVIDIA** Top Contributor 2018, 2019 (top 5%);
- **AMD** Spotlight Award 2016, for outstanding deployment and support of a novel clock-gating methodology;
- **Synopsys** Best Mentor 2016, for excellent mentors of summer intern programmes;
- **Synopsys** Special Award for XTAGE 2016, for setting up an idea-sharing online forum;
- **Synopsys** STAR Award 2015, for top bug finders (2 out of 200 employees);
- **Fudan University** 2012, Scholarship for Excellent Students of Fudan University, Third Prize;
- **Fudan University** 2011, 2010, People's Scholarship of Fudan University, Third Prize;
- **Fudan University** 2011, Outstanding Student of Fudan University;
- **Fudan University** 2010, National Scholarship for Encouragement.